Forum Discussion
Altera_Forum
Honored Contributor
15 years agoYes I have a design that connects an avalon slave bus to a SSRAM, and can read and write.
When you wrote the values in the SSRAM, was it with a different configuration in the FPGA? Your design isn't able to write to the SSRAM. I didn't find the schematics in your attachments.