Altera_ForumHonored Contributor16 years agoSpecify clock frequency for CycloneII FPGA Hi, I want to specify a clock frequency for my counter(VHDL), to make it adds one every second.To simulate it I can simply generate a required waveform, but to configure it into FPGA I think I need a...Show More
Altera_ForumHonored Contributor16 years agoThank you guys~I made a clock devider and now the counter works! Many thanks for your help
Recent DiscussionsMandelbrot viewer on Cyclone V - Platform Designer layoutSlow Runtime Performance in FIL Implementation on DE2-115 Using EthernetDevice stopped receiving config data: Internal error (0x0000, 0x00000000, 0x1800).Stratix 10 GX SI Board - issue with the Board Test System (BTS)Stratix 10 Development Kit HiLo connector