Source Synchronous Interface Output Constraint

Hi, I am trying to write timing constraints for FPGA - SDRAM communications. I know as per Intel documentation, the formulas are: output maximum delay = maximum trace delay for data + tSU of ex...