SIV PCIe high performance ref design data can arrive out of order

U could provide more fifo's on the front of the one you want to use, one fifo for each possible outstanding tag id. Then push the data from the PCIe into those fifo's depending on tag id and pull it out resync'd on the other end in the order you requested them. Don't know if you have the space for that, but possibly a simple solution.