Altera_Forum
Honored Contributor
Honored ContributorSDRAM PLL phase adjustment DE2-70
I'm trying to incorporate the SDRAM into a simple nios system. Following the tutorial it says to have a PLL output a clock with a 3ns phase shift to account for delay with respect to the controller h...
