Forum Discussion

New Contributor

6 years ago

Reason for low Capacitor count in PDN tool

Hi, I am using the the PDN tool for decoupling capacitors calculation for MAX10 device. I have followed the instructions as per the PDN tool user guide. I am surprised with the very low capacitor co...

MAX10 PDN.xls10.8 MB

YuanLi_S_Intel

Regular Contributor

6 years ago

Hi Kumara,

After seeing through your PDN sheet, it seems like the power is a little bit abnormal. May i know where do you get the value? Do you get it from our EPE?

https://www.intel.com/content/www/us/en/programmable/support/support-resources/operation-and-testing/power/pow-powerplay.html

Thank You.

Forum Discussion

Reason for low Capacitor count in PDN tool

Recent Discussions

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

PCIe Root Complex on DK-A5E013BM16AEA

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work