Forum Discussion
Altera_Forum
Honored Contributor
15 years agoI think that you could connect the external PHY interfaces between two RapidIO IPs inside one FPGA, and it should work... But I never tried it.
What do you want to test exactly? Using such a setup it won't be a serial interface anyway, but an 8-bit parallel. You won't test the interface with an external serdes either.