Quartus: "~feeder" logic removal

I'm using Quartus to program a Cyclone V FPGA and it instantiates redundant feeder logic I'd like to remove (pic). The verilog that it does this for is very simple; it's just a reg that's driven by a delay line (pair of inverter gates):

wire [8:0] DL_0;

reg [8:0] R_0;

DelayLine #(1) DLIN_0 (enable, DL_0[0]);

genvar k_0;

generate

for (k_0=1; k_0<9; k_0=k_0+1) begin : generate_rdels_0

DelayLine #(1) DLK_0 (

.in(DL_0[k_0-1]),

.out(DL_0[k_0])

);

end

endgenerate

genvar j_0;

generate

for (j_0=0; j_0<9; j_0=j_0+1) begin : generate_regs_0

always @(negedge DL_0[j_0]) begin

R_0[j_0] <= node[0];

end

end

endgenerate

Can anyone help me with this? I've played around with the settings for the compiler and fitter to no avail (turned off register duplication, etc.)

Thanks!