Forum Discussion

New Contributor

6 years ago

Program Problem with EP3C40F484I7 FPGAs

Hi Our design includes the following: FPGA: Two EP3C40F484I7 Config: One Numonix RC28F128P33T85 Scheme: Byte-Wide Multi-Device AP Config Master MSEL(3:0)= 0101b Slave MSEL(3:0)= 1110b Progr...

NurAiman_M_Intel

Super Contributor

6 years ago

Hi,

Is .jam file generated when you were compiling program or you created the .jam file using quartus programmer?

Can you try create .jam by using quartus? Kindly follow steps in the link below:

https://forums.intel.com/s/question/0D50P00004cG4Zu/advanced-jbc-files-with-normal-compilation-flow

Thank you.

Regards,

Aiman

Forum Discussion

Program Problem with EP3C40F484I7 FPGAs

Recent Discussions

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work

PCIe Root Complex on DK-A5E013BM16AEA