Forum Discussion

New Contributor

6 years ago

Program Problem with EP3C40F484I7 FPGAs

Hi Our design includes the following: FPGA: Two EP3C40F484I7 Config: One Numonix RC28F128P33T85 Scheme: Byte-Wide Multi-Device AP Config Master MSEL(3:0)= 0101b Slave MSEL(3:0)= 1110b Progr...

NurAiman_M_Intel

Super Contributor

6 years ago

Hi,

Is .jam file generated when you were compiling program or you created the .jam file using quartus programmer?

Can you try create .jam by using quartus? Kindly follow steps in the link below:

https://forums.intel.com/s/question/0D50P00004cG4Zu/advanced-jbc-files-with-normal-compilation-flow

Thank you.

Regards,

Aiman

Forum Discussion

Program Problem with EP3C40F484I7 FPGAs

Recent Discussions

CXL 2.0 support on the NEW Agilex™ 7 FPGA I-Series Development Kit (2x R-Tile and 1x F-Tile)

Slow Runtime Performance in FIL Implementation on DE2-115 Using Ethernet

Agilex5 HPS2FPGA usage

Device stopped receiving config data: Internal error (0x0000, 0x00000000, 0x1800).

Mandelbrot viewer on Cyclone V - Platform Designer layout