Pin assignments for DDR2 SDRAM tutorial

Question

I am trying to work through the DDR2 SDRAM tutorial for Cyclone III found in the External Memory Interfaces Handbook:

http://www.altera.com/literature/lit-external-memory-interface.jsp

I have a Cyclone III development kit and this tutorial is targeted for this board. The tutorial is in Volume 6, Section I, Chapter 6 - "Using High-Performance DDR, DDR2, and DDR3 SDRAM with SOPC Builder".

Page 6-26 refers to an Altera-provided pin assignment file "C3_Dev_DDR2_Sopc_Pin_Location.tcl". I cannot locate this file anywhere. Can someone point me to this file or any documentation that will give me the proper pin assignments?

This file is also referred to in the documentation on this design example page:

http://www.altera.com/support/examples/verilog/ver-cyclone-iii-36-bit-ddr2-altmemphy.html

There is a zip file to download on this page that contains the file "CIII_DDR2.qar" but it is some kind of non-text file - I'm assuming it is an archive file. Would the pin assignment file that I'm looking for be in that? If so, how do I open it? I'm new at this.

altera_forum · Answer

Hello,  I am now facing the problem that you are facing looking for the tcl file  C3_Dev_DDR2_Sopc_Pin_Location.tcl, did you ever find it?  Thanks

altera_forum · Answer

I filed a service request on this and was directed to a different project that did contain the file:

http://www.altera.com/support/examples/verilog/ver-cyclone-iii-8-bit-ddr2-altmemphy-sopc.html

They also sent me a copy of the file which is attached here. The extension for the file is .tcl but I made it a .txt file to post here, so remove the .txt extension from the filename if necessary.

altera_forum · Answer

thank you so much!

Forum Discussion

Pin assignments for DDR2 SDRAM tutorial

3 Replies

Recent Discussions

DDR4 address pin swap on Arria 10

EMIF HPS errors after upgrading to Quartus 25.3

DE10-Lite and sdram controller ip

yolov3_tiny_tf run_inference_stream problem

DE25-Nano Arm DS License