ymilerContributor1 year agooutput delay Hi Here the data path values which provide by Quartus ver 22.3 from the ALM to I/O pad I try to understand why there is so much latency in the I/O output buffer and how can I decrease it (...Show More
sstrellSuper Contributor1 year agoOptimize hold timing: https://www.intel.com/content/www/us/en/docs/programmable/683641/24-1/optimize-hold-timing.html
Recent DiscussionsRegarding Quartus Prime License Activation for the Agilex 5 Evaluation KitStratix 10 FPGA Dev Kit VCCIO_FMC voltage issueDE10-Lite unable to flash?Mandelbrot viewer on Cyclone V - Platform Designer layoutA question about reading the configuration space of the R-Tile PCIe IP EP
Contributor
