On the Arria 10 SoC FPGA Development Kit Board, why is VDDO set to 1.8V for the Si5338 DDR4 clock driver when the DDR4 operates at a lower voltage?

Question

The HPS DDR4 is 1.2-1.5V. Why is the clock driver VDDO 1.8V, and how is the FPGA I/O tolerant of that?

The Si5338 VDDO minimum is 1.5V, which doesn't seem to be compatible with 1.2V DDR4.

On pg 40, U49 VDDO is connected to 1.8V.

CLK_HPSEMI_P/N is the HPS DDR4 clock. This connects to the HPS memory I/O bank 2K on pg 19.

VCCIO for this bank is connected to HILOHPS_VDD on pg 74.

HILOHPS_VDD is generated on pg 62 and can be 1.2V, 1.35V, or 1.5V.

boont_intel · Answer

Hi Sir, The reference clock is using LVDS IO standard. Thus, the clock source is 1.8V.

For LVDS input, it is power-up by the VCCPT which is 1.8V. Thus, there are no conflict with the VCCIO.

See this document for the details. Table 33, see note 6.

Input for the SSTL, HSTL, Differential SSTL, Differential HSTL, POD, Differential POD, LVDS, RSDS, Mini-LVDS, LVPECL, HSUL, and Differential HSUL are powered by VCCPT

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/arria-10/a10_handbook.pdf#page=104

Forum Discussion

On the Arria 10 SoC FPGA Development Kit Board, why is VDDO set to 1.8V for the Si5338 DDR4 clock driver when the DDR4 operates at a lower voltage?

1 Reply

Recent Discussions

MAX10 10M50 Development KIT Triple Speed Ethernet problem

About PCIe Daughter Cards for Agilex™ 3 FPGA and SoC C‑Series Development Kit

Stratix 10 FPGA Dev Kit VCCIO_FMC voltage issue

Stratix 10 Development Kit HiLo connector

Technical Assistance Request for Stratix® 10 SX SoC Development Kit (so#488775)