On my stratix 10 devkit, the FPGA in the JTAG chain has name "ND4_EMU". What does that mean?

I believe this is the thing you obtained when the MAX V CPLD is faulty. By right it should be showing Stratix 10 like what you had previously.