Forum Discussion
antonto
Occasional Contributor
2 years agoOn board 2 bit input
Hello, I have the MAX 10 DE-LITE board and im trying to create for example a simple mux on a hardware level so i can run it on the board. So after creating a GOLDEN TOP sv file my problem is how can...
- 2 years ago
Hi,
The error occurs because of this line input logic sel [1:0], in Task2 module due to unpacked array.
Have to change to packed array input logic [1:0] sel,
Thanks,
Best Regards,
Sheng
antonto
Occasional Contributor
2 years agoThank you for your time.
Im getting this error
Error (10928): SystemVerilog error at DE10_LITE_Golden_Top.v(136): packed array type cannot be assigned to unpacked array type - types do not match
and this one
Error (10716): SystemVerilog error at DE10_LITE_Golden_Top.v(136): can't pass value from actual to formal input "sel" with incompatible type
Same with the other answer from Sstrell
sstrell
Super Contributor
2 years agoYou would need to show your top-level code to understand why the I/O is not matching the sel data type.