Forum Discussion
On board 2 bit input
- 2 years ago
Hi,
The error occurs because of this line input logic sel [1:0], in Task2 module due to unpacked array.
Have to change to packed array input logic [1:0] sel,
Thanks,
Best Regards,
Sheng
Hi,
Or like below also get same result
Task2 try1 (
.clk50(MAX10_CLK1_50), .sel({ARDUINO_IO[9], ARDUINO_IO[8]}), .y(ARDUINO_IO[7])
);
Thanks,
Best Regards,
Sheng
- antonto2 years ago
Occasional Contributor
Thank you for your time.
Im getting this error
Error (10928): SystemVerilog error at DE10_LITE_Golden_Top.v(136): packed array type cannot be assigned to unpacked array type - types do not match
and this one
Error (10716): SystemVerilog error at DE10_LITE_Golden_Top.v(136): can't pass value from actual to formal input "sel" with incompatible type
Same with the other answer from Sstrell- sstrell2 years ago
Super Contributor
You would need to show your top-level code to understand why the I/O is not matching the sel data type.