Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

nios 2 dosen't work on Stratix II GX PCIE development board

Hi, all, I'm new here and have a problem. I tried to run nios 2 on my stratix II GX PCIE development board. I followed the Nios 2 hardware tutorial step by step. The project compiled and t...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Just to answer your question, you can use a scope to see if the clock signal is getting to the FPGA, but in my opinion the best way to check if it is acquired correctly by the FPGA is either Signaltap (if you have an unrelated clock somewhere) or even better to connect it to a pll and check it's "locked" output.