Forum Discussion
Altera_Forum
Honored Contributor
16 years agoYou could check if the clock is sent properly to the FPGA, on the correct pin and at the correct frequency.
Check also the polarity of all the reset signals. Are you using a PLL? In that case what is the status of the "locked" output?