Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

NEEK Cyclone III edition problem

I am trying to create a simple project like Hello World or counter. I made a design but always getting error like; Using cable "USB-Blaster [USB-0]", device 1, instance 0x00 Pausing target ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

How much is pll_c2 clock frequency you are using to drive Nios and sdram?

Is your design fully time constrained? Do you get any warning in the TQ reports?

Which clock do you use to drive the sdram clk input? Have you tuned relative phase between sdram clock and pll_c2 in order to meet setup and hold requirements?