Open Side Menu
Skip to contentAltera Community
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. Boards & Dev Kits

Forum Discussion

VANITH's avatar
VANITH
Icon for New Contributor rankNew Contributor
6 years ago

Need 5M240ZM100A5 CPLD SPI TIMING DETAILS

Need 5M240ZM100A5 CPLD SPI TIMING DETAILS

1 Reply

  • KhaiChein_Y_Intel's avatar
    KhaiChein_Y_Intel
    Icon for Regular Contributor rankRegular Contributor
    6 years ago

    Hi,

    You may refer to ALTUFM SPI Timing Specification in https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-v/max5_handbook.pdf

    Thanks.

    Best regards,

    KhaiY

Recent Discussions

  • AhmadAftab's avatar
    Help needed to start PAM4 loopback test on Stratix 10TX-SI Kit
    14 hours ago
    AhmadAftab
  • nhadzic's avatar
    Proper PERST# connection for FMC on Agilex5 Modular Development Kit
    Solved
    1 day ago
    nhadzic
  • Jan's avatar
    Workaround for TCK frq. limitations on USB-Blaster I/II/III & Clones (fixing "JTAG chain broken")
    1 day ago
    Jan
  • TeroS's avatar
    Rev B Arria 10 development kit
    1 day ago
    TeroS
  • ggoverdh's avatar
    Agilex 5 E-Series 065B Premium Dev Kit - is FPGA_3V3_SDA/SCL driven by an HPS I2C controller?
    2 days ago
    ggoverdh
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo