Forum Discussion

Pooja_03's avatar
Pooja_03
Icon for New Contributor rankNew Contributor
1 year ago

MAX10(10M50DAF484C8G): VCCIO voltage change (from 3.3V to 1.8V) in Runtime

Hi, What will happen if few bank of MAX10 will get power delayed by few seconds w.r.t to other MAX10 supplies? Can we change MAX10 VCCIO voltage in runtime? Thank you
Fpga Devkit
FvM's avatar
FvM
Icon for Super Contributor rankSuper Contributor
1 year ago

Hi,
MAX10 VCCIO bank 1 and 8 are monitored by POR circuit and prevent device configuration if not powered.

Other VCCIO bank supplies are not monitored. MAX10 datasheet specifies however:


"VCCIO for all I/O banks must be powered up during user mode because VCCIO I/O banks are used for the ADC and I/O functionalities."

Obviously this doesn't answer your question "what will happen if". My guess is that it won't damage the FPGA. Ramping VCCIO within legal VCCIO levels (1.2 to 3.3 V) should be also possible as long as maximum pin currents are observed.