1 ReplyReplies sorted by Most LikedYuanLi_S_IntelRegular Contributor6 years ago你是说clock共应，可以用在MAX V内部逻辑侧吗？是可以的
Recent DiscussionsAgilex 5 reconfigurable PLL - emifRegarding data for the Altera Arria V GX FPGA development kitAXC3000 Agilex 3 boardAccess to System MAX design for Agilex 5 kitSolvedAgilex7 m-series for llama
New ContributorNew Contributor
YuanLi_S_IntelRegular Contributor
New ContributorRegular Contributor
