1 ReplyReplies sorted by Most LikedYuanLi_S_IntelRegular Contributor6 years ago你是说clock共应，可以用在MAX V内部逻辑侧吗？是可以的
Recent DiscussionsRegarding data for the Altera Arria V GX FPGA development kitExample design for [MAX 10 User Flash Memory (UFM) Data Incrementing Burst Read Mode].AXC3000 Agilex 3 boardFitter error in A5ED043AB23AI2V Example designCubic Cyclonium Troubleshooting
New ContributorNew Contributor
YuanLi_S_IntelRegular Contributor
New ContributorRegular Contributor
