1 ReplyReplies sorted by Most LikedYuanLi_S_IntelRegular Contributor6 years ago你是说clock共应，可以用在MAX V内部逻辑侧吗？是可以的
Recent DiscussionsProper PERST# connection for FMC on Agilex5 Modular Development KitSolvedWorkaround for TCK frq. limitations on USB-Blaster I/II/III & Clones (fixing "JTAG chain broken")Rev B Arria 10 development kitAgilex 5 E-Series 065B Premium Dev Kit - is FPGA_3V3_SDA/SCL driven by an HPS I2C controller?Introducing the Altera Community AI Responder — Beta
New ContributorNew Contributor
YuanLi_S_IntelRegular Contributor
New ContributorRegular Contributor
