1 ReplyReplies sorted by Most LikedYuanLi_S_IntelRegular Contributor5 years ago你是说clock共应，可以用在MAX V内部逻辑侧吗？是可以的
Recent DiscussionsMAX10 10M50 Development KIT Triple Speed Ethernet problemAbout PCIe Daughter Cards for Agilex™ 3 FPGA and SoC C‑Series Development KitStratix 10 FPGA Dev Kit VCCIO_FMC voltage issueStratix 10 Development Kit HiLo connectorTechnical Assistance Request for Stratix® 10 SX SoC Development Kit (so#488775)
New ContributorNew Contributor
YuanLi_S_IntelRegular Contributor
New ContributorRegular Contributor
