Max 10 FPGA unused pin connection

Question

Hi,
    We are using MAX 10 FPGA for our design , We are not using all pins, were we need to connect the unused pin ? shall we keep unused pin in floating ?
Here I am attaching un used pin details

Thanks

ak6dn · Answer

Typically you can specify that unused output/bidir pins can be set to drive a low level out.
And unused inputs you can activate a pullup/pulldown to establish a fixed level on the input if not externally driven.

amint_intel · Answer

Hello,

Please also refer to this document: https://d2pgu9s4sfmw1s.cloudfront.net/DITA-technical-publications/PROD/PSG/ug_m10_gpio-18-1-683751-704622.pdf?Expires=1644296594&amp;Key-Pair-Id=APKAJKRNIMMSNYXST6UA&amp;Signature=CVVN9YSxnU9UcsBa18V7qP9GRg2CtqlvnJgzzE3~0ZHWxLk7WCHfnDtp4ZDtwQfv8EQ-xKkSVjJmrsumAMfVhykP8x8HoumsdZA1NeNRIM3Hnl03lCrA~5vs4o3GZLCBQVjGM5dSKNEf5CeYXjaACf258JbHjUYjaWMlUZpSsyaPAwZFvxARa~ognSJIDEeHLnWN2AWQyg-vzGXKYxNJ0dvcZkc5oWUeaLnZxG5hbcCKANPfQQ46vKM86WIYoJKU1bc4~NWm8f9iY5~gTCmciQEMmvfbyVAUd-88fQyqiKk-23sSsPRNBNo1cyzB1A7tabXxtZubxlkjEHPXExuIvA__

Thanks.

pavithran_g · Answer

Hello ,
           The given link is not opening its showing some error , can you please share the valid link again .

Thanks,
Pavithran G

amint_intel · Answer

Hello,

Intel® MAX® 10 FPGA Device Family Pin Connection Guidelines

Thank you.

amint_intel · Answer

We do not receive any response from you to the previous question/reply/answer that I have provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.

Forum Discussion

Max 10 FPGA unused pin connection

5 Replies

Recent Discussions

yolov3_tiny_tf run_inference_stream problem

DE25-Nano Arm DS License

EMIF HPS errors after upgrading to Quartus 25.3

Rocketboard Release inaccessible

Looking for guidance on CXL IP access (university research, Agilex 7 I-series)