Pavithran_GNew Contributor4 years agoMax 10 FPGA unused pin connection Hi, We are using MAX 10 FPGA for our design , We are not using all pins, were we need to connect the unused pin ? shall we keep unused pin in floating ? Here I am attaching un used pin detail...Show MoreMicrosoftTeams-image (4).png142 KB
Recent DiscussionsVerifying R-Tile PIPE Direct x8 lane-to-pin mapping on Agilex 7 I-Series Dev KitFitter error in A5ED043AB23AI2V Example designAXC3000 Agilex 3 boardAccess to System MAX design for Agilex 5 kitCyclone 10 LP Evaluation Kit - DocumentationSolved