Forum Discussion

JBayl's avatar
JBayl
Icon for Occasional Contributor rankOccasional Contributor
6 years ago
Solved

Is there a known good project i can use as a baseline for a PCIe project on a Cyclone 10GX development board?

I'm currently experimenting on the qts_pcie_sft project. The unzipped qts_pcie_sft project doesn't compile on 19.2. Error on Board Trace Model setting on some pins i can't identify. Couldn't find a...
  • AnandRaj_S_Intel's avatar
    AnandRaj_S_Intel
    6 years ago

    Apologies for delay

    We have to remove remove Board trace models.

    Please remove below lines from .qsf file and run full compilation.

    set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise

    set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall

    set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise

    set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall

    Checked with Quartus pro 19.1

    Regards

    Anand