I have generated an example design for PCIe , which is targeted for Stratix 10 DX development kit. I tried the simulation on Modelsim PE edition with scripts generated by Quartus pro. Attached error of simulation. please help fix the issue.

Question

Attached snapshot of the error message reported by the modelsim pe edition tool.

boont_intel · Answer

Hello Sir,I don't see any attachment in this thread. May I know are you running the P-tile PCIe IP? For P-Tile, its only support for simulation using VCS simulator.

vmr001 · Answer

Thank you for quick response. Yes we are using P-tile PCIe IP. Will there be support for Riviera or Modelsim/Questasim any time soon

boont_intel · Answer

unfortunately, there is no plan to support for other simulator.

Forum Discussion

I have generated an example design for PCIe , which is targeted for Stratix 10 DX development kit. I tried the simulation on Modelsim PE edition with scripts generated by Quartus pro. Attached error of simulation. please help fix the issue.

3 Replies

Recent Discussions

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work

PCIe Root Complex on DK-A5E013BM16AEA