SB_SNew Contributor7 years agoHPS_CLK1 of 10AS016 : this is connected to 38.5Mhz of crystal. This can source the FPGA clock also right?
KennyT_alteraSuper Contributor7 years agoYes. check if you get fitter error? If no, means it should be fine.
Recent DiscussionsDevice stopped receiving config data: Internal error (0x0000, 0x00000000, 0x1800).Slow Runtime Performance in FIL Implementation on DE2-115 Using EthernetCXL 2.0 support on the NEW Agilex™ 7 FPGA I-Series Development Kit (2x R-Tile and 1x F-Tile)Agilex5 HPS2FPGA usageMandelbrot viewer on Cyclone V - Platform Designer layout
New ContributorNew Contributor
Super ContributorSuper ContributorNew ContributorSuper Contributor
