Forum Discussion

Occasional Contributor

6 years ago

HPS Avalon MM FIFO dump data at read status pointer 0

Hi, I have following questions? Why read pointer is 1 less than the write pointer? What is this dump value 19844532 at position 0 of read status pointer? I am writing 1 to 8 to fifo but...

EBERLAZARE_I_Intel

Regular Contributor

6 years ago

Hi,

May I know which Quartus Version you are using and are you using Cyclone V soc?

Forum Discussion

HPS Avalon MM FIFO dump data at read status pointer 0

Recent Discussions

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

PCIe Root Complex on DK-A5E013BM16AEA

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work