matifOccasional Contributor6 years agoHow to use FPGA side SDRAM on Cyclone V SoC Hi, There are two SDRAM (each of 1GB) on cyclone V SoC (Arrow Sockit Board (https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=167&No=816)) (5CSXFC6D6F31C8ES), one for HP...Show More
matifOccasional Contributor6 years agoOh.. Okey. thanks a lot for this information. I ll wait for the simulation to complete and let you know then.Thanks for your support.
matifOccasional Contributor to matif6 years agoHi, thanks a lot. Ran the simulation for one day and got the reuslts.
Recent DiscussionsArrow AXE5 Eagle Board JTAG issuePDN file and PCB decouplingPCIe Example Design for Arrow EAGLE BoardCXL 2.0 support on the NEW Agilex™ 7 FPGA I-Series Development Kit (2x R-Tile and 1x F-Tile)SolvedAgilex5 Eagle ES, NIOS-V + TSE IP