FPGA PAC N3000, configed in 8x10G mode, attached to the Xeron serverA with pcie x16 。we got 40GbE servrB/ 10GbE serverC , QSFP+40G SR-L optical module and 12core mo3 fiber。test case:1) serverA-->one port QSFP and fiber--> serverB: leds out 2)serverA(B)-->one port to another port-->serverA(B);leds on(a).should we puchase E40GQSFPSR to displace QSFP+40G SR-L? (b)give some advices.by the way,I didn't enable Vx-Tx Vx-d(not found in the bios),may it help? thanks a lot

Hi @fzhan51 First of all, what is the objective of your test? A simple functionality test? If yes, you can refer to:Test by DPDKhttps://www.intel.com/content/www/us/en/programmable/documentation/xgz1560360700260.html#hnb1561577285390Test by fpgadiag:https://www.intel.com/content/www/us/en/programmable/documentation/xgz1560360700260.html#hll1561577008230

thank you. we want a simple test fot the connection between n3000 qsfp port and the port of other 40GbE networkcard , a ping test etc. beside, today,I got empty when entered lspci | grep 0d58 or lspci | grep 0cf8 ,what may cause that?

Is the card alive? Did you connect the AUX cable? Can this recover by reset? Is it overheated? any status logs e.g. fpgainfo fme? fpgainfo bmc? etc...i can help more if there is more info.

the cable is 12core mo3 fiber; we are purchasing X4DACBL3 to try; reset not fix;I just found that the Image may be upgraded to Production Version for trying the connection, how can I revert it?we bought a E40GQSFPSR optic mode to test with 12core mo3 fiber and other optic mode,seems no help.for now,the 40G serverB is not available, i connect the netport QSFPa(QSFP+40G SR-L) to netportQSFPb(QSFP+40G SR-L) with 12core mo3 fiber-----------------------------------------------[fpga@localhost ~]$sudo fpgainfo fmeBoard Management Controller, MAX10 NIOS FW version D.2.0.19Board Management Controller, MAX10 Build version D.2.0.6//****** FME ******//Object Id : 0xF500000PCIe s:b:d.f : 0000:07:00.0Device Id : 0x0b30Numa Node : 0Ports Num : 01Bitstream Id : 0x23000010010309Bitstream Version : 0.2.3Pr Interface Id : 901dd697-ca79-4b05-b843-8138cefa2846Boot Page : user----------------------------------------------[fpga@localhost ~]$ sudo fpgainfo phy[sudo] password for fpga: Board Management Controller, MAX10 NIOS FW version D.2.0.19Board Management Controller, MAX10 Build version D.2.0.6//****** PHY ******//Object Id : 0xF500000PCIe s:b:d.f : 0000:07:00.0Device Id : 0x0b30Numa Node : 0Ports Num : 01Bitstream Id : 0x23000010010309Bitstream Version : 0.2.3Pr Interface Id : 901dd697-ca79-4b05-b843-8138cefa2846//****** PHY GROUP 0 ******//Direction : Line sideSpeed : 10 GbpsNumber of PHYs : 8//****** PHY GROUP 1 ******//Direction : Host sideSpeed : 10 GbpsNumber of PHYs : 8//****** Intel C827 Retimer ******//Port0 10G : UpPort1 10G : UpPort2 10G : UpPort3 10G : UpPort4 10G : UpPort5 10G : UpPort6 10G : UpPort7 10G : UpRetimer A Version : 101c.1064Retimer B Version : 101c.1064--------------------------------------------[fpga@localhost ~]$ sudo fpgainfo bmcBoard Management Controller, MAX10 NIOS FW version D.2.0.19Board Management Controller, MAX10 Build version D.2.0.6//****** BMC SENSORS ******//Object Id : 0xF500000PCIe s:b:d.f : 0000:07:00.0Device Id : 0x0b30Numa Node : 0Ports Num : 01Bitstream Id : 0x23000010010309Bitstream Version : 0.2.3Pr Interface Id : 901dd697-ca79-4b05-b843-8138cefa2846( 1) Board Power : 69.56 Watts( 2) 12V Backplane Current : 3.20 Amps( 3) 12V Backplane Voltage : 12.15 Volts( 4) 1.2V Voltage : 1.18 Volts( 6) 1.8V Voltage : 1.80 Volts( 8) 3.3V Voltage : 3.25 Volts(10) FPGA Core Voltage : 0.90 Volts(11) FPGA Core Current : 15.07 Amps(12) FPGA Die Temperature : 69.00 Celsius(13) Board Temperature : 43.50 Celsius(14) QSFP0 Supply Voltage : 3.27 Volts(15) QSFP0 Temperature : 51.00 Celsius(24) 12V AUX Current : 2.53 Amps(25) 12V AUX Voltage : 12.11 Volts(37) QSFP1 Supply Voltage : 3.27 Volts(38) QSFP1 Temperature : 54.00 Celsius(44) PKVL0 Core Temperature : 68.00 Celsius(45) PKVL0 SerDes Temperature : 68.50 Celsius(46) PKVL1 Core Temperature : 69.00 Celsius(47) PKVL1 SerDes Temperature : 69.50 Celsius---------------------------------------------------------------------------how to test the connection in this case ,and how to check tx and rx ?

for above connection ,if disconnect the fiber[fpga@localhost ~]$ sudo fpgainfo phyBoard Management Controller, MAX10 NIOS FW version D.2.0.19Board Management Controller, MAX10 Build version D.2.0.6//****** PHY ******//Object Id : 0xF500000PCIe s:b:d.f : 0000:07:00.0Device Id : 0x0b30Numa Node : 0Ports Num : 01Bitstream Id : 0x23000010010309Bitstream Version : 0.2.3Pr Interface Id : 901dd697-ca79-4b05-b843-8138cefa2846//****** PHY GROUP 0 ******//Direction : Line sideSpeed : 10 GbpsNumber of PHYs : 8//****** PHY GROUP 1 ******//Direction : Host sideSpeed : 10 GbpsNumber of PHYs : 8//****** Intel C827 Retimer ******//Port0 10G : DownPort1 10G : DownPort2 10G : DownPort3 10G : DownPort4 10G : DownPort5 10G : UpPort6 10G : UpPort7 10G : DownRetimer A Version : 101c.1064Retimer B Version : 101c.1064-------------------------why Port5/Port6 always Up ?

Forum Discussion

fzhan51

Occasional Contributor

6 years ago

how to test FPGA PAC N3000 network port

FPGA PAC N3000, configed in 8x10G mode, attached to the Xeron serverA with pcie x16 。we got 40GbE servrB/ 10GbE serverC , QSFP+40G SR-L optical module and 12core mo3 fiber。test case:1) serverA-->one port QSFP and fiber--> serverB: leds out 2)serverA(B)-->one port to another port-->serverA(B);leds on

(a).should we puchase E40GQSFPSR to displace QSFP+40G SR-L? (b)give some advices.

by the way,I didn't enable Vx-Tx Vx-d(not found in the bios),may it help? thanks a lot

30 Replies

fzhan51
Occasional Contributor
6 years ago
we use 4x10G cable, which is the post topic case Xeron serverA(n3000)<--4x10G-->10GbE serverC, test is success. why Xeron serverA(n3000)<--1x40G-->40GbE serverB seems failed ?
JonWay_altera
Frequent Contributor
6 years ago
@fzhan51 I think the question on cable testing deserves a separate thread. let me know the new link to the thread. I will close on this topic, and we can discuss the other topics separately.
In the new thread, could you update what you mean by "seems failed"? Any logs? What is the expected passing results? And what is the failed results?
What are the steps that you took to replicate the failure?
If change to another 1x40G cable, does the problem still happen?
- fzhan51
  Occasional Contributor
  6 years ago
  Ok, I created a new thread here:https://forums.intel.com/s/question/0D50P00004eXIUtSAO/pac-n3000-8x10g-failed-to-connect-with-40g-server-net-card-with-1x40g-optical-module-and-fiber?language=en_US

Forum Discussion

how to test FPGA PAC N3000 network port

30 Replies

Recent Discussions

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work

PCIe Root Complex on DK-A5E013BM16AEA