Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

how to read data from FIFO in SOPC

hi，BadOmen or other gurus: I write a SOPC component which is connected to AVALON bus.the custom component mainly consist of FIFO,I want to write a large bulk of datas in it and then read th...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

I also seem to be getting similar error messages as Hebeiwuyou when trying to generate my design in SOPC (only part of the error message is shown):

Error: pb_cpu_to_io/m1:Base Address for uart_RS232_LRF conflicts with timer_75MHz.

Error: pb_cpu_to_io/m1:Base Address for uart_RS232_LRF must be a multiple of its span 0x40.

The error messages started to appear when I wanted to change the memory interface controller's (using two altmemddr's) from handling 16 DQ bits, to handle 32 DQ bits.

Reducing the number of DQ bits from 32 to 16 got rid of the error message.

Also, when disabling one of the altmemddr's and using 32 DQ bits for the other, I was able to generate the SOPC system.

Now I'm wondering why auto-assign base address isn't handling this and how to fix the problem ?