Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

How to program an I/O as a open drain on MAXII Micro Kit by using Quartus II?

Hi, Are there anyone knows how to program an I/O as a open drain on MAXII Micro Kit by using Quartus II? I saw the MAXII device handbook. The MAXII supports a function of open drain for th...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Most FPGA users define open drain function in HDL by assigning '0' respectively 'Z' output state, because it's a portable method working with any tool and CPLD vendor.