Altera_ForumHonored Contributor16 years agoHow much sampling rate in ADA demo?Hi guy I use THDB_ADA from terasic. I used signal trap for trap adc signal from ADA kit. There is demo from terasic that name "stp1.stp". It's ok but i want to know how much sampling rate? Thank
Recent DiscussionsMAX10 10M50 Development KIT Triple Speed Ethernet problemAbout PCIe Daughter Cards for Agilex™ 3 FPGA and SoC C‑Series Development KitStratix 10 FPGA Dev Kit VCCIO_FMC voltage issueStratix 10 Development Kit HiLo connectorTechnical Assistance Request for Stratix® 10 SX SoC Development Kit (so#488775)