Forum Discussion
OLevy1
Occasional Contributor
Occasional ContributorHigh Speed Intel Reed Solomon Simulation Model Submodules are being generated in VHDL although i select Verilog Simulation Model
CheepinC_altera
Regular Contributor
Regular Contributorcan you try using the Modelsim* Intel® FPGA Starter Edition which come with Quartus installation and free.
