Forum Discussion
Deshi_Intel
Regular Contributor
6 years agoAlso, don't confused auto-negotiation PHY mode and MAC mode with actual TSE MAC design block.
there are two auto-negotiation setting - PHY mode and MAC mode
PHY mode = the speed and duplex mode of Intel FPGA and external device will be resolved based on the value set in the dev_ability register. Meaning PHY mode is for advertise the link speed and duplex mode to the link partner
MAC mode is wait for the link speed and duplex mode from link partner and then resolve based on the link_partner ability register.
Thanks.