FPGA to HPS Peripheral address mapping

Hello, I am looking into the Cyclone 5 SoC. The hard processor system (HPS) have a peripheral region from 0xFC000000 - 0xFFFFFFFF. This region is accessible to the FPGA fabric through the FPGA...