FPGA modules do not always load properly at power on

Hi,
the problem is unlikely related to Quartus version. More likely problem in your design, e.g. reset release not synchronized to clock, can result in incorrect counter initialization, illegal state machine states etc.