Forum Discussion

BPose

New Contributor

6 years ago

For the Intel MAX 10, can banks 2 through 7 be powered up and down at different times, separately from start up?

By separately it also means at random times that the logic will determine based on its internal design.

BPose

New Contributor

6 years ago

We want to set a bank on the MAX 10 to 1.8V while everything else is set to 3.3V. The 1.8V bank will not be turn on until the sensor is activated. This could many hours later. Would that cause a problem with powering the MAX10?

Forum Discussion

For the Intel MAX 10, can banks 2 through 7 be powered up and down at different times, separately from start up?

Recent Discussions

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

PCIe Root Complex on DK-A5E013BM16AEA

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work