Facing some placement issue in F-tile of agilix board, while trying to compile Ethernet and JESD204C

I am trying to compile a design in Quartus Prime 22.3 for Intel Agilex board. the design has both the JESD and Ethernet IPs. while trying to compile the design, It is trowing so many errors. Basicall...