Forum Discussion

Contributor

3 years ago

Example design: Agilex I-series devkit: intel_pcie_pio_1024 not converting TLP to Avalon-MM

Using Quartus Pro 22.1, I followed UG-20330 to generate from scratch the example design of the Agilex I-series Development Kit (ES). 1. Compiling, inserting the driver, the board is correctly re...

alexislms

Contributor

3 years ago

And I am unable to simulate the design since there is an error that hasn't been answered for 1year: https://community.intel.com/t5/FPGA-Intellectual-Property/Agilex-FPGA-PCIe-Gen5-Example-Design-Simulation-Error/m-p/1328057#M24967

('rtile_s20_v0' file missing)

Forum Discussion

Example design: Agilex I-series devkit: intel_pcie_pio_1024 not converting TLP to Avalon-MM

Recent Discussions

Mandelbrot viewer on Cyclone V - Platform Designer layout

Slow Runtime Performance in FIL Implementation on DE2-115 Using Ethernet

Device stopped receiving config data: Internal error (0x0000, 0x00000000, 0x1800).

Stratix 10 GX SI Board - issue with the Board Test System (BTS)

Stratix 10 Development Kit HiLo connector