Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Ethernet with NiosII on Cyclone III FPGA Board?

I would like to use the ethernet on the cyclone 3c120 fpga development board with NiosII and the Niche TCP/IP stack. Anybody has done this already or knows about a quick solution? The CD of this deve...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

If you are sure you will be at 100Mbps, you can provide a 25MHz clock and ignore the outputs ena_10 and eth_mode. But then if for one reason or the other the PHY switches to 10Mbps or 1Gbps, you won't be able to send any packet.