PochiNew Contributor1 year agoEP4CE parallel signal's timing chart I would like the timing chart for the external SDRAM(SDR) of EP4CE(CycloneIV) and the parallel signal for communication with the external FlashROM. Thanks
Recent DiscussionsStratix 10 GX SI Board - issue with the Board Test System (BTS)About PCIe Daughter Cards for Agilex™ 3 FPGA and SoC C‑Series Development KitDE10-Lite unable to flash?Available replacement for the discontinued P/N: MK-A5E065BB32AES1 ?Differential Signal Transmitter on Agilex 5 FPGA Modular Dev Kit