Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

EP3C120 + Nios2UDPOffloadExample

My apologies, I am utterly confused. Here is what I am trying to do... I have the Altera DSP Development Kit, Cyclone III Edition. I am using the Data Conversion HSMC to get data from the...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

The packets are generated using two IP blocks, called prbs_packet_generator and udp_payload_inserter. They are written in Verilog, and also have C drivers.

In the application, have a look at demo_tasks.c. It calls the drivers to start the packets generation.