Differential LVDS output clock voltage level settings

Hi, I am doing this test on development board : cycloneVE_5cefa7f31_fpga_v12_1_1_0 Pins _HSMC_TX_D_P0, HSMC_TX_D_N0 in bank 4( power 2_5v) are used and they are defined as LVDS (output). I am u...