Forum Discussion

prabhu1's avatar
prabhu1
Icon for New Contributor rankNew Contributor
1 year ago

Differential LVDS output clock voltage level settings

Hi, I am doing this test on development board : cycloneVE_5cefa7f31_fpga_v12_1_1_0 Pins _HSMC_TX_D_P0, HSMC_TX_D_N0 in bank 4( power 2_5v) are used and they are defined as LVDS (output). I am u...
Board Debug
FvM's avatar
FvM
Icon for Super Contributor rankSuper Contributor
1 year ago
Hi,
simple fault, LVDS output needs 100 ohm differential termination to see nominal level of 340 mV.