Decode Miller (time delay) encoded data using FPGA

Hello, I am trying to decode a bit stream of miller encoded data using an FPGA but am pretty stuck on where to begin. Does anyone have any insight on a good way this could be implemented? Thank you...