CAlexContributor3 years agoDe10 standard Clock and speed issue Hi, I'm a little confused on the clock issues, I'm working on Liunx based system with the debug mode. I created a flag signal that it will flip in 50us. I posted the signal from the FPGA to the...Show More
EBERLAZARE_I_IntelRegular Contributor3 years agoHi,Did the result from testing using default image from Terasic differs?
Recent DiscussionsVerifying R-Tile PIPE Direct x8 lane-to-pin mapping on Agilex 7 I-Series Dev KitFitter error in A5ED043AB23AI2V Example designAXC3000 Agilex 3 boardAccess to System MAX design for Agilex 5 kitCyclone 10 LP Evaluation Kit - DocumentationSolved