richard6New Contributor4 years agoDE10-Nano | Unable to use UART (Platform Designer) The attached pictures describe my test design where I try to setup a UART link between the NIOS II and my laptop. The UART core signals are exported to the top-level design, where they are routed...Show More2_toplevel_bdf.PNG85 KB3_eclipse_sbt_code.PNG34 KB4_bspEditor.PNG73 KB1_qsys.PNG105 KB
EricMunYew_C_IntelFrequent Contributor4 years agoCan you try loopback two UARTs within your FPGA and check if they work.
Recent DiscussionsAgilex 5 reconfigurable PLL - emifRegarding data for the Altera Arria V GX FPGA development kitAXC3000 Agilex 3 boardAccess to System MAX design for Agilex 5 kitSolvedAgilex7 m-series for llama