Altera_ForumHonored Contributor9 years agode0-Nano SPI slave implementation VHDL Hi all, I just got hold of a DE0-Nano board. I'm trying to implement a very simple SPI (nano as slave). At the moment I just want to be able to continuously latch in a value, and then read it b...Show More
Altera_ForumHonored Contributor9 years agoThink I've found the problem now, I'll upload the solution when I have it.
Recent DiscussionsDK-DEV-AGI027RES Install PackageAgilex 5 reconfigurable PLL - emifRegarding data for the Altera Arria V GX FPGA development kitAXC3000 Agilex 3 boardAccess to System MAX design for Agilex 5 kitSolved