Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

DE0-NANO Pin Out Voltage Warning

Hallo I am using DE0-NANO board for my project and i get the following warning from the pin out voltage. I am using 3.3 V LVTTL for all the pins and 8 mA I am attaching my pin out file. ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

Hi Shauk,

--- Quote Start ---

i am just concerned if it has any effect on the hardware i am connecting to. The input coming from my external hardware to development board GPIO pins are 3.3 V LVTTL

--- Quote End ---

1. Check the drive strength, That is your Voh>vih min & Vol< vil max and current requirement (Assuming your FPGA pins are output and hardware connecting are input)

2. And also the trace capacitance, Voltages may vary at higher frequency please check max load driving capability of output pins.

If this has been taken care there will be no issues.

--- Quote Start ---

Warning (169177): 6 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces.

Info (169178): Pin clk_enable uses I/O standard 3.3-V LVTTL at N9

--- Quote End ---

1.This warning is automatically generated when we use voltage levels 2.5 & 3.3V.

For more information check below link

http://www.altera.com/literature/an/an447.pdf (http://www.altera.com/literature/an/an447.pdf)

Best Regards,

Anand Raj Shankar

(This message was posted on behalf of Intel Corporation)