DE0-Nano LED D4

Question

Hi,

I am trying to find out how is the LED D4 (with silk screen LOAD) being connected to the FPGA. I have went through the schematic and the manual but is not able to find this information. My guess is the CONF_DONE pin of the Cyclone IV but need a confirmation.

Thanks.

altera_forum · Answer

It is going to MAX II of USB Blaster.  USB Blaster is not in DE0-Nano schematics.

altera_forum · Answer

Thanks for the information.

Forum Discussion

DE0-Nano LED D4

2 Replies

Recent Discussions

DK-DEV-AGI027RBES missing device selection

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

DK-DEV-AGI027RES Install Package

Cyclone V GT Dev Kit - new units fail to boot from FPP

Why 390.625MHz clock to F-Tile Reference fequency